Technologies
MirrorBit™
Architectures
Standard
Burst/Page
MCP Flash and SRAM
Simultaneous Read/Write
Advanced (Burst/Page+Simult. R/W)
Voltages & Densities
1.8V Devices
3.0V Devices
5.0V Devices
Density Families
General Information
Events & Tradeshows
Flash Memory News
Ordering Part Numbers
Legacy
Spansion
OPN Conversion Tool
Technical Documentation
Success Story
Ask AMD Knowledge Base
Spansion Overview
www.spansion.com
Resources for:
Investors
Job Seekers
Press

Density Families
128 Mbit
Am49LV128BM
Datasheet

Am49LV128BM Product Overview
Stacked Multi-Chip Package (MCP) 128 Megabit (8 M x 16 Bit) MirrorBit Uniform Sector Flash Memory and 32 Mbit (2 M x 16-Bit) pseudo-static RAM with Page Mode


General Description
The 128 Mbit MirrorBit device is a 128 Mbit, 3.0 volt single power supply flash memory devices organized as 8,388,608 words. The device has a 16-bit wide data bus. The device can be programmed either in the host system or in standard EPROM programmers.


Distinctive Characteristics

Architectural Advantages Performance Characteristics Software Features Hardware Features


Architectural Advantages

  • Single power supply operation
    • 3 volt read, erase, and program operations
  • Manufactured on 0.23 µm MirrorBit process technology
  • SecSi™ (Secured Silicon) Sector region
    • 128-word sector for permanent, secure identification through an 8-word random Electronic Serial Number, accessible through a command sequence
    • May be programmed and locked by the customer
  • Flexible sector architecture
    • Two hundred fifty-six 32 Kword sectors
  • Compatibility with JEDEC standards
  • Provides pinout and software compatibility for single-power supply flash, and superior inadvertent write protection
  • Minimum 100,000 erase cycle guarantee per sector
    20-year data retention at 125?C
Return to Top



Performance Characteristics

  • High performance
    • As fast as 105 ns access time
    • 25 ns page read times
    • 0.5 s typical sector erase time
    • 15 µs typical write buffer word programming time: 16-word write buffer reduces overall programming time for multiple-word updates
    • 4-word page read buffer
    • 16-word write buffer
  • Low power consumption (typical values at 3.0 V, 5 MHz)
    • 30 mA typical active read current
    • 50 mA typical erase/program current
    • 1 µA typical standby mode current
  • Package option
    • 64-ball FBGA
Return to Top



Software Features
  • Program Suspend & Resume: read other sectors before programming operation is completed
  • Erase Suspend & Resume: read/program other sectors before an erase operation is completed
  • Data# polling & toggle bits provide status
  • Unlock Bypass Program command reduces overall multiple-word or byte programming time
  • CFI (Common Flash Interface) compliant: allows host system to identify and accommodate multiple flash devices
Return to Top



Hardware Features
  • Sector Group Protection: hardware-level method of preventing write operations within a sector group
  • Temporary Sector Group Unprotect: VID-level method of changing code in locked sector groups
  • WP#/ACC input accelerates programming time (when high voltage is applied) for greater throughput during system production. Protects last sector regardless of sector protection settings
  • Hardware reset input (RESET#) resets device
Return to Top




©2009 Advanced Micro Devices, Inc.    |    Contact AMD    |    Careers    |    RSS Feeds    |    Terms and Conditions    |    Privacy    |    Trademark information    |    Site Map