Technologies
MirrorBit™
Architectures
Standard
Burst/Page
MCP Flash and SRAM
Simultaneous Read/Write
Advanced (Burst/Page+Simult. R/W)
Voltages & Densities
1.8V Devices
3.0V Devices
5.0V Devices
Density Families
General Information
Events & Tradeshows
Flash Memory News
Ordering Part Numbers
Legacy
Spansion
OPN Conversion Tool
Technical Documentation
Success Story
Ask AMD Knowledge Base
Spansion Overview
www.spansion.com
Resources for:
Investors
Job Seekers
Press

Density Families
64 Mbit
Am49DL640AG
datasheet

Am49DL640AG Product Overview
Stacked Multi-Chip Package (MCP) Flash Memory and SRAM

64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash
Memory and 16 Mbit (1 M x 16-Bit) pSRAM

General Description

Am49DL640G Features

The Am49DL640G is a 64 megabit, 3.0 volt-only flash memory device, organized as 4,194,304 words of 16 bits each or 8,388,608 bytes of 8 bits each. Word mode data appears on DQ15–DQ0; byte mode data appears on DQ7–DQ0. The device is designed to be programmed in-system with the standard 3.0 volt VCC supply, and can also be programmed in standard EPROM programmers.

Distinctive Characteristics

MCP Features pSRAM Features Architectural Advantages Performance Characteristics Software Features Hardware Features

MCP Features

  • Power supply voltage of 2.7 to 3.3 volt
  • High performance
    • Access time as fast as 70 ns
  • Package
    • 73-Ball FBGA
  • Operating Temperature
    • –40°C to +85°C

Return to Top

pSRAM Features

  • Power dissipation
    • Operating: 20 mA maximum
    • Standby: 70 µA maximum
    • Deep power-down standby: 5 µA
  • CE1s# and CE2s Chip Select
  • Power down features using CE1s# and CE2s
  • Data retention supply voltage: 2.7 to 3.3 volt
  • Byte data control: LB#s (DQ7–DQ0), UB#s (DQ15–DQ8)

Return to Top

Flash Memory Features
Architectural Advantages

  • Simultaneous Read/Write operations
    • Data can be continuously read from one bank while executing erase/program functions in another bank.
    • Zero latency between read and write operations
  • Flexible Bank™ architecture
    • Read may occur in any of the three banks not being written or erased.
    • Four banks may be grouped by customer to achieve desired bank divisions.
  • Manufactured on 0.17 µm process technology
  • SecSi™ (Secured Silicon) Sector: Extra 256 Byte sector
    • Factory locked and identifiable: 16 bytes available for secure, random factory Electronic Serial Number; verifiable as factory locked through autoselect function. ExpressFlash option allows entire sector to be available for factory-secured data
    • Customer lockable: Sector is one-time programmable. Once sector is locked, data cannot be changed.
  • Zero Power Operation
    • Sophisticated power management circuits reduce power consumed during inactive periods to nearly zero.
  • Boot Sectors
    • Top and bottom boot sectors in the same device
  • Compatible with JEDEC standards
    • Pinout and software compatible with single-power-supply flash standard

Return to Top

Performance Characteristics

  • High performance
    • Access time as fast as 70 ns
    • Program time: 4 µs/word typical utilizing Accelerate function
  • Ultra low power consumption (typical values)
    • 2 mA active read current at 1 MHz
    • 10 mA active read current at 5 MHz
    • 200 nA in standby or automatic sleep mode
  • Minimum 1 million write cycles guaranteed per sector
  • 20 year data retention at 125°C
    • Reliable operation for the life of the system

Return to Top

Software Features

  • Data Management Software (DMS)
    • AMD-supplied software manages data programming, enabling EEPROM emulation
    • Eases historical sector erase flash limitations
  • Supports Common Flash Memory Interface (CFI)
  • Program/Erase Suspend/Erase Resume
    • Suspends program/erase operations to allow programming/erasing in same bank
  • Data# Polling and Toggle Bits
    • Provides a software method of detecting the status of program or erase cycles
    • Unlock Bypass Program command
      • Reduces overall programming time when issuing multiple program command sequences

Return to Top

Hardware Features

  • Any combination of sectors can be erased
  • Ready/Busy# output (RY/BY#)
    • Hardware method for detecting program or erase cycle completion
  • Hardware reset pin (RESET#)
    • Hardware method of resetting the internal state machine to the read mode
  • WP#/ACC input pin
    • Write protect (WP#) function protects sectors 0, 1, 140, and 141, regardless of sector protect status
    • Acceleration (ACC) function accelerates program timing
  • Sector protection
    • Hardware method of locking a sector, either in-system or using programming equipment, to prevent any program or erase operation within that sector
    • Temporary Sector Unprotect allows changing data in protected sectors in-system

Return to Top




©2009 Advanced Micro Devices, Inc.    |    Contact AMD    |    Careers    |    RSS Feeds    |    Terms and Conditions    |    Privacy    |    Trademark information    |    Site Map