Backside Bus
A dedicated bus that connects a microprocessor to a Level 2 (L2) cache that is used to eliminate performance bottlenecks. No other system device shares the backside bus.



©2009 Advanced Micro Devices, Inc.    |    Contact AMD    |    Careers    |    RSS Feeds    |    Terms and Conditions    |    Privacy    |    Trademark information    |    Site Map