Shopping Resources
Shop AMD United States
Shop AMD Canada
Shop ATI
Technology
AMD64 Solutions
Multi-Core
Systems Management
Computing Platforms
Desktop for Home
Notebook for Home
Desktop for Business
Notebook for Business
Products
AMD Opteron™
Server
Workstation
AMD Turion™
AMD Phenom™
AMD Athlon™
AMD Sempron™
AMD Chipsets
Processor-In-a-Box
Articles & Reviews
Older Products
Processor Pricing
Packaging and Development
Packaging Technology
ROHS Compliance
Resources for:
Channel Partners
Software Developers
Software Partners
Ask AMD Knowledgebase
Processor Support Forums

7981
Key Features
FAQs
AMD Opteron™ Processor Block Diagram
AMD Athlon™ 64 & AMD Opteron™ Tech Docs
White Papers
Supporting Technologies
AMD-8000™ Series Chipset
Integrated DDR DRAM
AMD64 Computing Platform
HyperTransport ™ Technology

AMD Opteron™ Processor Key Features

The AMD Opteron™ processor for servers and workstations is based on AMD’s 64-bit architecture, which represents the landmark introduction of the industry’s first x86-64 technology. The AMD Opteron processor is designed to run existing 32-bit applications with unsurpassed performance, and will offer customers a seamless transition to 64-bit technology as they require. This next-generation processor provides a dramatic leap forward in compatibility, performance, investment protection, and reduced total cost of ownership and development.


The AMD Opteron Processor features:

  • Exceptional 32-bit performance to run existing applications at next-generation processor speeds
  • 64-bit extensions for applications that demand 64-bit support, the AMD Opteron processor delivers flexibility and performance
  • The option to migrate only those applications that require 64-bit support while running existing 32-bit x86 applications natively on the same system
  • Support of up to three (3) HyperTransport links, providing up to 19.2GB/s peak bandwidth per processor
  • 64-bit wide key data and address paths that incorporate a 48-bit virtual address space and a 40-bit physical address space
  • ECC (Error Correcting Code) protection for L1 cache data, L2 cache data and tags, and DRAM with hardware scrubbing of all ECC protected arrays
  • .13 micron SOI (Silicon on Insulator) process technology for lower thermal output levels and improved frequency scaling
  • Support for all instructions necessary to be fully compatible with SSE2 technology
  • Two (2) additional pipeline stages (compared to AMD’s seventh generation architecture) for increased performance and frequency scalability
  • Higher IPC (Instructions per Clock) achieved through additional key features, such as larger TLBs (Translation Look-aside Buffers), flush filters, and enhanced branch prediction algorithms




©2008 Advanced Micro Devices, Inc.    |    Contact AMD    |    Terms and Conditions    |    Privacy    |    Trademark information    |    Site Map