AMD EPYC[™] 9xx4-series Processors Compiler Options Quick Reference Guide

AOCC compiler (C/C++/Fortran)

Latest release: 4.2, February 2024

https://www.amd.com/en/developer/aocc.html

Architecture		Other options	
Generate instructions that runs on AMD 4 th Gen EPYC [™] and AMD 4 th	-march=znver4	Enables faster, less precise math operations (part of Ofast)	-ffast-math -freciprocal-math
Gen Ryzen [™] Generate instructions supported in the given machine	-march=native	OpenMP [®] threads and affinity (N number of cores)	export OMP_NUM_THREADS=N export GOMP_CPU_AFFINITY="0- {N-1}"
Optimization Levels		Link to AMD library	-L/libm-install-dir/lib -lamdlibm -lm
Disables all optimizations	-00	Enables vector library	-fveclib=AMDLIBM -lamdlibm -lm
Enables minimal level optimiza- tions	-01	Enables faster library	-Ofast -fsclrlib=AMDLIBM - lamdlibmfast -lamdlibm -lm
Enables moderate level optimiza- tions (Default from AOCC 4.1)	-02/-0	For Fortran Workloads	
Enables all optimizations that attempt to make programs run faster	-03	Compiles Fortran free form	-ffree-form
Enables O3 with other aggressive optimizations that may violate strict compliance and precisions	-Ofast	AMD Optimized Libraries Latest release: 4.2, February 2024 https://www.amd.com/en/developer/aocl.html AMD µProf (Performance & Power Profiler) Latest release: 4.2 February 2024 https://www.amd.com/en/developer/uprof.html	
Enables link time optimization	-flto		
More advanced optimizations - Enables improved variants of vari- ous scalar, vector and loop trans- formations	-zopt		
Enables advanced vector transfor- mations	-fvector-transform -mllvm -enable-strided- vectorization		
Enables loop transformations	-floop-transform		
Enables advanced loop transfor- mations	-faggressive-loop-transform		
Enables memory layout optimiza- tions	-flto -fremap-arrays -mllvm -reduce-array- computations=3		
Enables function level optimiza- tions	-flto -fitodcalls -mllvm -function-specialize -flto -finline-recursion={14}		
Profile guided optimizations	-fprofile-instr-generate (1st invocation) -fprofile-instr-use (2nd invocation)		
Enables use of OpenMP [®] direc- tives	-fopenmp		
Enables streaming stores to opti- mize memory bandwidth usage	-fnt-store		

Advanced Micro Devices One AMD Place, P.O. Box 3453 Sunnyvale, CA 94088-3453 © 2020–23 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, AMD EPYC, AMD Ryzen and combinations thereof are trademarks of Advanced Micro Devices, Inc. Linux is a registered trademark of Linus Torvalds. OpenMP, Microsoft, Intel are for informational purposes only and may be trademarks of their respective owners.



AMD EPYC[™] 9xx4-series Processors Compiler Options Quick Reference Guide

GNU compiler collection

Latest release: GCC 13.2 , July 2023 Recommended version: GCC 13.1 or later http://gcc.gnu.org



https://visualstudio.microsoft.com/ <u>User Guide</u>

Architecture		Architecture		
Generate instructions that runs on AMD 4 th Gen EPYC [™] and AMD 4 th Gen Ryzen [™]	-march=znver4	Generate instructions that runs on AMD 4^{th} Gen EPYC TM and AMD 4^{th} Gen Ryzen TM	/arch:[AVX AVX2 AVX512]	
Generate instructions supported in the given machine	-march=native	Optimize for 64-bit AMD processors	/favor:AMD64	
Optimization Levels		Optimization Levels		
Disables all optimizations (default)	-00	Disable optimizations	/Od	
Enables minimal level optimizations	-01/-0	Maximum optimizations (favor /O1 [includes /Ob2] space)		
Enables moderate level optimizations	-02	Maximum ontimizations (favor /02 lincludes /062)		
Enables all optimizations that attempt to	-03	speed)		
Tables O2 with other aggressive entimi	Ofert	Enables inline expansion	/Ob (0/1/2/3)	
zations that may violate strict compli- ance and precisions	-Oldst	[link.exe] Eliminates unreferenced function and/ or data	/OPT:REF	
Additional Optimizations		[link.exe] Performs identical	/OPT:ICF	
Enables link time optimizations	-flto	COMDAT folding		
Enables unrolling	-funroll-all-loops	Output an informational message for loops that are auto-vectorized	/Qvec-report:[1 2]	
Generates memory preload instructions	-fprefetch-loop-arrays	Enables automatic parallelization of	/Qpar	
Enables profile-guided optimizations	-fprofile-generate (1st invocation) -fprofile-use (2nd invocation)	loops, used in conjunction with #pragma loop() directive		
Enables use of OpenMP [®] directives	-fopenmp	Output an informational message	/Qpar-report:[1 2]	
Other options		Additional Ontimizations		
Enables compiler to use IEEE FP compari- sons	-mieee-fp	Maintain the precision for floating-	/fp:precise	
Enables faster, less precise math opera- tions	-ffast-math	point operations through proper rounding		
Compiles Fortran free form layout	-ffree-form	Optimize floating-point code for	/fp:fast	
OpenMP [®] threads and affinity (N num-	export OMP_NUM_THREADS=N export GOMP_CPU_AFFINITY="0-{N -1}"	point accuracy and correctness		
ber of cores)		Whole Program Optimization (link- time code generation)	/GL	
Link to AMD library	-L/libm-install-dir/lib -lamdlibm -lm	Enables Profile-guided optimizations	LTCG:PGI and /LTCG:PGO	
		Enables OpenMP Support	/openmp:experimental /openmp:llvm	

GlibC

Latest release: 2.38, July 2023 Recommendation: 2.38 or later https://www.gnu.org/software/libc/

Binutils

Latest release: 2.42, January 2024 Recommendation: 2.40 or later https://www.gnu.org/software/binutils/

© 2020–23 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, AMD EPYC, AMD Ryzen and combinations thereof are trademarks of Advanced Micro Devices, Inc. Linux is a registered trademark of Linus Torvalds. OpenMP, Microsoft, Intel are for informational purposes only and may be trademarks of their respective owners.



© 2020-23 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, AMD EPYC, AMD Ryzen and combinations thereof are trademarks of Advanced Micro Devices, Inc. Linux is a registered trademark of Linus Torvalds. OpenMP. Microsoft, Intel are for informational purposes only and may be trademarks of their respective owners.

Intel® oneAPI DPC++/C++ Compiler

Latest release: 2023.1.0

http://software.intel.com

Architecture				
Generate instructions that runs on AMD 4^{th} Gen EPYC TM and AMD 4^{th} Gen Ryzen TM	-axCORE-AVX512			
Optimization Levels				
Disable all optimizations	-00			
Speed optimization without code growth	-01			
Enables optimization for speed in- cluding vectorization	-02			
Enables O2 and aggressive loop transformations	-03			
Enables set of aggressive options to improve speed	-Ofast			
Additional Optimizations				
Sets function inline level	-inline-level= <value></value>			
Sets unroll loop maximum threshold	-unroll <value></value>			
Disable improved precision floating divides	-no-prec-div			
Enables vectorization	-vec			
Enables inter procedural optimiza- tions	-ipo			
Enables use of OpenIMP® directives	-qopenmp			
Enables profile generated optimiza- tion	-qopenmp -prof-gen and -prof-use			
Enables use of OpenMP® directives Enables profile generated optimiza- tion Other Options	-qopenmp -prof-gen and -prof-use			
Enables profile generated optimiza- tion Other Options Enables floating point accuracy tun- ings	-qopenmp -prof-gen and -prof-use -fp-model			



Disclaimer

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions, and typographical errors. The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes.

THIS INFORMATION IS PROVIDED 'AS IS." AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RE-SPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS, OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WAR-RANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR OTHER CON-SEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Third-party content is licensed to you directly by the third party that owns the content and is not licensed to you by AMD. ALL LINKED THIRD-PARTY CONTENT IS PROVIDED "AS IS" WITHOUT A WARRANTY OF ANY KIND. USE OF SUCH THIRD-PARTY CONTENT IS DONE AT YOUR SOLE DISCRETION AND UNDER NO CIRCUMSTANCES WILL AMD BE LIABLE TO YOU FOR ANY THIRD-PARTY CONTENT. YOU ASSUME ALL RISK AND ARE SOLELY RE-SPONSIBLE FOR ANY DAMAGES THAT MAY ARISE FROM YOUR USE OF THIRD-PARTY CONTENT. ATTRIBUTION

© 2023 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, AMD EPYC, AMD Ryzen and combinations thereof are trademarks of Advanced Micro Devices, Inc. in the United States and/or other jurisdictions. OpenMP, Microsoft, Intel are for informational purposes only and may be trademarks of their respective owners.