

Publication #	56873	Revision:	0.80	
Issue Date:	July 2021			

Advanced Micro Devices 🗖

© 2021 Advanced Micro Devices, Inc. All rights reserved.

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.

Trademarks

AMD, the AMD Arrow logo, AMD EPYC, and combinations thereof, are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.



Memory Population Guidelines for AMD EPYC[™] 7003 Series Processors

Contents

Introduction	6
Reference Documents	6
Memory Bandwidth	7
Choosing the Right Configuration	8
One DIMM Configuration (Not Recommended)	9
Two DIMM Configuration (Not Recommended)	10
Four DIMM Configuration (Conditionally recommended only 128MB L3 or less)	-
Six DIMM Configuration (Conditionally recommended if onl	y 6 channels can be populated)12
Eight DIMM Configuration (Recommended)	
Ten DIMM Configuration (Recommended)	14
Twelve DIMM Configuration (Recommended)	15
Fourteen DIMM Configuration (Recommended)	16
Sixteen DIMM Configuration (Recommended)	17
Appendix A: DIMM Population Rules	
Appendix B: Memory Population Topologies	Error! Bookmark not defined.

Memory Population Guidelines for AMD EPYCTM 7003 Series Processors

List of Figures

Figure 1. One DIMM Population in 1 DPC Configuration	9
Figure 2. One DIMM Population in 2 DPC Configuration	9
Figure 3. Example Two DIMM Population in 1 DPC Configuration	10
Figure 4. Example Two DIMM Population in 2 DPC Configuration	10
Figure 5. Example Four DIMM Population in 1 DPC Configuration	11
Figure 6. Example Four DIMM Population in 2 DPC Configuration	11
Figure 7. Example Six DIMM Population in 1 DPC Configuration	12
Figure 8. Example Six DIMM Population in 2 DPC Configuration	12
Figure 9. Example Eight DIMM Population in 1 DPC Configuration	13
Figure 10. Example Eight DIMM Population in 2 DPC Configuration	13
Figure 11. Example Ten DIMM Population in 2 DPC Configuration	14
Figure 12. Example Twelve DIMM Population in 2 DPC Configuration	15
Figure 13. Example Fourteen DIMM Population in 2 DPC Configuration	16
Figure 14. Example Sixteen DIMM Population in 2 DPC Configuration	17

List of Tables

Table 1. Supported Standard DIMM Types on AMD EPYC Processors*	6
Table 2. EPYC Memory Speed based on DIMM Population (One DIMM per Channel)	7
Table 3. EPYC Memory Speed based on DIMM Population (Two DIMMs per Channel)	8
Table 4. Instance to Package Channel Mapping on an Ethanol-X board Error! Bookmark no defined.	ot
Table 5. Memory Population TopologiesError! Bookmark not defined	d.

Memory Population Guidelines for AMD EPYC[™] 7003 Series Processors

Revision History

Date	Revision	Description
July 2021	0.80	Initial public release.

Introduction

The introduction of AMD newest EPYC[™] processor, the EPYC 7003 generation is designed to build on last generation's industry leading eight channels of DDR4 memory EPYC 7002 generation processor. While the EPYC 7003 brings additional performance capability, the memory subsystem is similar to EPYC 7002, apart from a new 6-way interleave mode. EPYC 7003 processors have been designed to be a drop-in upgrade to EPYC 7002 systems with Type-1 enhanced motherboards. However, systems with Type-0 motherboards cannot be upgraded to use EPYC 7003. Supported DIMM types include registered DIMMs (RDIMMs) built with x4 and x8 devices, load-reduced DIMMs (LRDIMMs) built with dual die and stacked packages, three-dimensional stacked DIMMs (3DS DIMMs), and non-volatile DIMMs (NVDIMMs, type N only).

DIMM Type	Ranks	Capacity **
RDIMM	1 (SR)	8 GB, 16 GB, or 32 GB
RDIMM	2 (DR)	16 GB, 32 GB, or 64 GB
LRDIMM	4	64 GB or 128 GB
LRDIMM	8	128 GB or 256 GB
3DS	4	64 GB or 128 GB
3DS	8	128 GB or 256 GB

Table 1. Supported Standard DIMM Types on AMD EPYC Processors*

* This table represents a listing of DIMMs available on AMD EPYC processors at the time of writing. While the AMD EPYC 7003 family of processors is compatible with the listed DIMM configurations, you should consult with your platform vendor for a list of supported DIMMs.

** See Appendix A "DIMM Population Rules" for guidance on mixing different DIMMs.

Reference Documents

PID	Title		
55898	Processor Programming Reference (PPR) for AMD Family 19h Models 00h-0Fh Processors		
56795	Socket SP3 Platform NUMA Topology for AMD Family 19h Models 00h-0Fh		

Memory Population Guidelines for AMD EPYC[™] 7003 Series Processors

Memory Bandwidth

EPYC 7003 processors have eight memory channels designated A, B, C, D, E, F, G, and H. Each channel supports up to two DIMMs. Systems can be built with one DIMM per channel (1 DPC), two DIMMs per channel (2 DPC), or a combination thereof.

The operating speed of memory will depend on the number and types of DIMMs in the system. For EPYC 7002 processors, there were two types of motherboards defined: Motherboard Type-0 and Motherboard Type-1. While Type-0 motherboards cannot be upgraded to use EPYC 7003, Type-1 motherboards can be upgraded with no degradation of EPYC 7003 memory and I/O capability.

While a decreased operational frequency with two DIMMs populated may not seem ideal for memory-intensive workloads, the additional chip selects being used, or ranks of memory, can outweigh the change in operating memory speed in certain workloads.

DIMM	DIMM Population	
Туре	DIMM 0	Max EPYC 7003 DDR Frequency (MHz)
RDIMM	1R (one rank)	3200
KDIMM	2R or 2DR (two ranks)	3200
	4DR (four ranks)	3200
LRDIMM	2S2R (four ranks)	3200
	2S4R (eight ranks)	3200
205	2S2R (four ranks)	3200
3DS	2S4R (eight ranks)	3200

Table 2 FDVC Momory	Spood based a	DIMM Dopulation	(One DIMM	nor Channel)
Table 2. EPYC Memory	speed based (per Channel)

DIMM	DIMM Popula	ation/Channel	
Туре	DIMM 0	DIMM 1	Max EPYC 7003 DDR Frequency (MHz)
	_	1R	3200
	1R	1R	2933
RDIMM	—	2R or 2DR	3200
	1R	2R or 2DR	2933
	2R or 2DR	2R or 2DR	2933
	—	4DR	3200
	4DR	4DR	2933
LRDIMM	_	2S2R (4 ranks)	3200
	_	2S4R (8 ranks)	3200
	2S2R (4 ranks)	2S2R (4 ranks)	2933
	2S4R (8 ranks)	2S4R (8 ranks)	2933
	—	2S2R (4 ranks)	2933
3DS	2S2R (4 ranks)	2S2R (4 ranks)	2666
505	_	2S4R (8 ranks)	2933
	2S4R (8 ranks)	2S4R (8 ranks)	2666

Table 3. EPYC Memory Speed based on DIMM Population (Two DIMMs per Channel)

Choosing the Right Configuration

AMD recommends that all eight memory channels per CPU socket be populated with all channels having equal capacity. This enables the memory subsystem to operate in eight-way interleaving mode, which should provide the best performance in most cases.

For a given processor model number, memory population, and NUMA node per socket (NPS) configuration, the pre-BIOS firmware chooses the optimal memory interleaving option. There are three NPS options available: NPS=1, NPS=2, and NPS=4. These are described in more detail in the *Socket SP3 Platform NUMA Topology for AMD Family 19h Models 00h-0Fh*, order# 56795.

The following diagrams are examples of supported DIMM configurations in a system. Notice, however, that most configurations populating fewer than eight channels are supported, but not recommended. For a full list of population rules and a matrix of supported memory, consult *Appendix A: DIMM Population Rules*.

56873 Rev. 0.80 July 2021

Memory Population Guidelines for AMD EPYC[™] 7003 Series Processors

One DIMM Configuration (Not Recommended)

Interleave: None (NPS=1, 2, or 4)

All **DIMM** have the same capacity.

DIMM are unpopulated.




Figure 1. One DIMM Population in 1 DPC Configuration




Figure 2. One DIMM Population in 2 DPC Configuration


Memory Population Guidelines for AMD EPYC[™] 7003 Series Processors 56873 Rev. 0.80 July 2021

Two DIMM Configuration (Not Recommended)

Interleave: CD, (NPS=1, 2, or 4)

All **DIMM** have the same capacity.

DIMM are unpopulated.








Figure 4. Example Two DIMM Population in 2 DPC Configuration

Memory Population Guidelines for AMD EPYC[™] 7003 Series Processors

Four DIMM Configuration (Conditionally recommended only with EPYC processors that have 128MB L3 cache or less¹)

Interleave: CDGH, (NPS=1; default and preferred)

Other interleave options: CD, GH (NPS=2 or 4)

All **DIMM** have the same capacity.

are unpopulated.




Figure 5. Example Four DIMM Population in 1 DPC Configuration




Figure 6. Example Four DIMM Population in 2 DPC Configuration

¹ Recommended only if eight channels cannot be populated, and only with processors that have 128MB L3 or less.

Six DIMM Configuration (Conditionally recommended if only 6 channels can be populated²)

Interleave: ACDEGH, (NPS=1; default and preferred)

Other interleave options: CD, GH (NPS=2 or 4)

Channels ACDEGH are the only channels capable of six-way interleaving. No other channels may be populated.

All \square have the same capacity, and only with ≤ 256 GB per channel.

are unpopulated.




Figure 7. Example Six DIMM Population in 1 DPC Configuration




Figure 8. Example Six DIMM Population in 2 DPC Configuration

 $^{^{2}}$ Recommended only if 8 channels cannot be populated, and only with <= 256GB per channel, all channels with equal capacity.

Memory Population Guidelines for AMD EPYCTM 7003 Series Processors

Eight DIMM Configuration (Recommended)

Interleave: ABCDEFGH, (NPS=1; default and preferred)

Other interleave options: ABCD, EFGH (NPS=2) and AB, CD, EF, GH (NPS=4)

All **DIMM** have the same capacity.

are unpopulated.




Figure 9. Example Eight DIMM Population in 1 DPC Configuration




Figure 10. Example Eight DIMM Population in 2 DPC Configuration

Ten DIMM Configuration (Recommended)

Interleave: ABCDEFGH, (NPS=1; default and preferred)

Other interleave options: ABCD, EFGH (NPS=2) and AB, CD, EF, GH (NPS=4)

 $\square MM = 2x$ capacity of $\square MM$

All **DIMM** have the same capacity.

DIMM are unpopulated.




Figure 11. Example Ten DIMM Population in 2 DPC Configuration

Memory Population Guidelines for AMD EPYCTM 7003 Series Processors

Twelve DIMM Configuration (Recommended)

Interleave: ABCDEFGH, (NPS=1; default and preferred)

Other interleave options: ABCD, EFGH (NPS=2) and AB, CD, EF, GH (NPS=4)

 $\square MM = 2x$ capacity of $\square MM$

All **DIMM** have the same capacity.

are unpopulated.




Figure 12. Example Twelve DIMM Population in 2 DPC Configuration

Fourteen DIMM Configuration (Recommended)

Interleave: ABCDEFGH, (NPS=1; default and preferred)

Other interleave options: ABCD, EFGH (NPS=2) and AB, CD, EF, GH (NPS=4)

 $\square MM = 2x$ capacity of $\square MM$

All **DIMM** have the same capacity.

DIMM are unpopulated.




Figure 13. Example Fourteen DIMM Population in 2 DPC Configuration

Memory Population Guidelines for AMD EPYC[™] 7003 Series Processors

Sixteen DIMM Configuration (Recommended)

Interleave: ABCDEFGH, (NPS=1; default and preferred)

Other interleave options: ABCD, EFGH (NPS=2) and AB, CD, EF, GH (NPS=4)

All **DIMM** have the same capacity.




Figure 14. Example Sixteen DIMM Population in 2 DPC Configuration

Appendix A: DIMM Population Rules

- Supported device technology:
 - DDR4 8 Gbit, 16 Gbit based memory modules.
- Supported DIMM types³:
 - 1R and 2R RDIMM, built with x4 and x8 DDR4 devices.
 - 4R and 8R LRDIMM, built with x4 DDR4 devices (4DR, 2S2R, 2S4R devices).
 - 2S2R (= 4R) and 2S4R (= 8R) 3DS built with x4 DDR4 devices.
 - NVDIMMs, type N only.
- Not supported
 - UDIMMs, 4R RDIMMs.
- General population order guidelines
 - Populate open channels before populating two DIMMs on a given channel
 - In 2 DPC configurations where only one DIMM is populated on a channel, populate the DIMM socket physically farthest away from the processor
 - Balance memory capacity per channel pair on a given CPU
 - Balance memory capacity per CPU socket in a two-socket system
 - Though a system can be populated with a single DIMM as a minimum configuration, full memory bandwidth requires one DIMM per channel (A-H) be populated
 - ▲ For best performance, AMD recommends populating all eight memory channels per socket, with every channel having the same capacity
 - ▲ If a customer chooses to populate only four channels in the system, AMD recommends limiting the processors in that system to those with 128MB or less of L3 and populating channels CDGH identically. This will enable four-way interleaving, which will generally provide the best performance with a four DIMM population
 - ▲ If a customer chooses to populate only six channels, AMD recommends populating channels ACDEGH with equal capacity, where all channels are less than 256GB each. This will enable six-way interleaving, which will generally provide the best performance with a six-channel population. Note that the memory interleaving size must be set to 2kB or 4kB for six-way interleaving operation.

³ **4DR** = Four ranks of dual die packaged DRAM.

²S2R = Two ranks of two high stacked 3DS DRAM. Four ranks total.

²S4R = Two ranks of four high stacked 3DS DRAM. Eight ranks total.

- General population rules
 - RDIMM, LRDIMM, 3DS, and NVDIMM-N DIMM types can coexist in the system with restrictions.
 - DIMMs within the same channel must be of the same base DIMM module type (all RDIMM, LRDIMM, or 3DS). NVDIMM-N can be mixed with RDIMM
 - DIMMs within the same channel must be of the same DRAM width. No mixing DIMMs with x4 and x8 DIMMs on a channel.
 - DIMMs within the same channel are recommended to be of the same DRAM density.
 Platform developers are expected to validate configurations that mix DIMMs with 8Gbit and 16Gbit DRAMs on a channel.
 - While DIMMs with different manufacturers can be populated on the same channel, platform developers are expected to validate these configurations.
 - All memory channels operate at the same frequency. The system will use the highest common supported frequency when populated with different speed DIMMs. The highest common supported speed is the rated speed of the slowest DIMM in the system while also applying the population speed limits for the configuration (1 of 1, 1 of 2, 2 of 2).

o General interleaving rules

- Memory channels may be organized in four pairs: A+B, C+D, E+F, and G+H. These pairs may be interleaved together (two-way interleaving), a specific set of two pairs may be interleaved together (four-way interleaving like ABCD, CDGH, or EFGH), six specific channels may be interleaved together (six-way interleaving, ACDEGH), or all channels may be interleaved together (ABCDEFGH).
 - ▲ Eight-way interleaving is only possible when all eight channels are populated with equal size memory and NPS=1.
 - ▲ Six-way interleaving is only possible when channels ACDEGH are populated with equal size memory, all channels are <= 256GB, no other channels are populated, memory interleaving size is set to 2kB or 4kB, and NPS=1.
 - ▲ Four-way interleaving when NPS=1 is only possible when channels ABCD, EFGH, or CDGH are populated with equal size memory, and no other channels are populated.
 - ▲ Four-way interleaving when NPS=2 is only possible when channels ABCD, EFGH, or CDGH are populated with equal size memory, and no other channels are populated. It is possible to have 2 four-way interleaves of ABCD and EFGH simultaneously if channels ABCD are all equal size memory, and channels EFGH are all equal size memory. The memory sizes of ABCD and EFGH are independent of each other in this case and can be different.
 - ▲ Two-way interleaving is only possible for channels AB, CD, EF, and GH for all NPS values. For an optimized configuration, each channel should have identical capacity. While supported, unequal capacity configurations are suboptimal because the larger DIMM's excess capacity will not be interleaved, resulting in only the matched memory capacity between the DIMMs being interleaved.

- The resulting interleave is based on the processor model number, how the DIMMs are populated in the system, and the chosen NPS value. The highest allowable interleave is chosen by firmware for a given NUMA domain.
- Volatile (standard DIMMs) and non-volatile (NVDIMM-N) memory types cannot be interleaved. If a channel is shared between a standard DIMM and an NVDIMM-N, that channel cannot be interleaved.
- NVDIMM-N population rules
 - All DIMM population rules in Appendix A still apply except where noted in this section
 - There must be at least one channel populated without NVDIMM-N in the system. A system with 100% NVDIMM-N is not supported.
 - For a given configuration, the populated channel with the lowest numbered UMC on the boot processor must contain only standard DIMMs.
 - ▲ For a single processor example, if only channels E and F are populated on the boot processor, channel E must be populated with only standard DIMMs.
 - ▲ For a multiprocessor example, if both processors have only channel B populated then the boot processor must be populated with only standard DIMMs.