Migrating Pre-2024.2 AMD Versal[™] Adaptive SoC Design Projects to Vivado 2024.2



AMD Vivado[™] Design Suite Tool Flow With "Advanced Flow"

- AMD Versal[™] devices have significantly higher logic density compared to AMD UltraScale+[™] devices
- Complex Versal[™] designs lead to significantly longer compilation times
- Essential to control compile time, design closure, and congestion as designs become more complex



Automatic Partitioning for Parallel Processing





3

0

1

2

3

4

5

6

7

8

"Advanced Flow" Reduces Congestion for Faster Design Closure

Congestion: High utilization of routing resources in certain areas; can potentially lead to difficult timing closure



Less Congestion Gives Placer More Room to Optimize for F_{MAX}

Source: AMD, March 2025

See Versal Adaptive SoC System Integration and Validation Methodology Guide (UG1388): Congestion Level Ranges for details on congestion levels and definitions

together we advance_

[Public]

Compile Time Reduction & Performance Improvement with Advanced Flow for AMD Versal[™] Devices



2: See Endnotes VIV-013, VIV-014

1: See Endnotes VIV-010, VIV-011

Migrating AMD Vivado[™] Design Suite Projects to the Advanced Flow

For New AMD Versal[™] Adaptive SoC Projects

- Default flow
- Automated, no additional steps or licenses required
- Cannot go back to earlier AMD Vivado Design Suite (pre-2024.2)

Certain features not yet supported as of 2024.21

- Intelligent Design Runs (IDR)
- Incremental implementation flows
- Additional power optimization settings



AMD together we advance_

Summary & Key Benefits

Endnotes

- VIV-011: Up to 2X compile time reduction for Versal adaptive SoC SSIT devices
 Based on a single-test scenario performed by AMD in December 2024, measuring the average compile times (hours/minutes) over 124
 designs targeting Versal Stacked Silicon Interconnect (SSI) technology devices using Vivado Design Suite 2024.2 vs. Vivado Design
 Suite 2024.1. Compile time results will vary based on device, design, configuration, and other factors. (VIV-011).
- VIV-010: Up to 1.7X compile time reduction for monolithic Versal adaptive SoC devices
 Based on a single-test scenario performed by AMD in December 2024, with measuring the average compile times (hours/minutes) over
 151 designs targeting Versal monolithic devices using Vivado Design Suite 2024.2 vs. Vivado Design Suite 2024.1. Compile time results
 will vary based on device, design, configuration, and other factors. (VIV-010)
- VIV-014: Up to 4.7% performance (F_{MAX}) improvement for Versal adaptive SoC SSIT devices
 Based on AMD worst negative slack performance testing in April 2025, using Vivado Design Suite 2024.2 vs. 2024.1. Stated results are a geomean average over 125 SSI designs. Results may vary based on device, design, configuration, software, and other factors. (VIV-014)
- VIV-013: Up to 4.5% performance (Fmax) improvement for monolithic Versal adaptive SoC devices
 Based on AMD worst negative slack performance testing in April 2025, using Vivado Design Suite 2024.2 vs. 2024.1. Stated results are a
 geomean average over 153 monolithic designs. Results may vary based on device, design, configuration, software, and other factors.
 (VIV-013)

General Disclaimer and Attribution Statement 2025

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18u.

©2025 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, Versal, Vivado, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective owners. Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with the system manufacturer for specific features. No technology or product can be completely secure.

AMDJ