



AMD Power Design Manager Overview

AMDI Power Design Manager



Standalone tool for estimating power requirements of Versal, UltraScale+, and Kria™ devices



Integrated in AMD Unified Installer, supporting file import from Vivado and XPE.



Refer to PDM user guide UG1556 for installation details

Using PDM for AMD Spartan™ US+





Design Creation (Manual Estimation Flow)

- > Select your Spartan™ UltraScale+™ device
- Use IP wizards or Pages to add new design blocks
- Estimate device resource counts and toggle rates

Design Analysis (Import Flow)

- Import Spartan UltraScale+ design from AMD Vivado™ Report Power
- Automatically populate architecture and device details
- Perform "what-if" analysis







Manual Estimation Flow










AMD


Import Flow



Exporting the Power Constraints

Export XDC constraints to guide the AMD Vivado™ or Vitis™ tools and enable reporting

- 1 Device process
- 2 Junction temperature
- 3 Ambient temperature
- 4 Design power budget
- Supply voltage and current budget for specified power rail consolidation





PDM Project Report



PDM allows exporting of project data to text file



From Summary Page



```
31 1. Summarv
32 -----
34 1.1 Summarv
35 -----
38 | Total On-Chip Power
    Static Power
                         0.161 W
                        I 0.252 W
    Dynamic Power
   Junction Temperature | 70 C
42 | Thermal Margin
                         30 C
   Thermal Power Margin
   Characterization | Production (+/- 15% accuracy)
46
48 1.2 Environment
   Junction Temperature (Tj)
                                 | Force Tj
   Ambient Temperature (Ta)
                                              30 C
54 | Effective Theta JA
                                | Calculated | 96.8523 C/W
55 | JESD51-14 Specification Airflow |
56 | Max. Junction Temperature
                                             100 C
59
60 1.3 On-Chip Static Power
   Resource | Power
        | 0.16146 W | 39.0953 %
69 +----+
```

Summary



AMD Power Design Manager offers:



Page-based workflows for device setup, power estimation, and rail design



Support for both manual and import flows



Export options available for constraints and reports





DISCLAIMER AND ATTRIBUTIONS

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18u.

©2025 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, Artix, Kintex, Kria, Spartan, UltraScale+, Versal, Virtex, Vitis, Vivado, Zynq, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere. Linux is the registered trademark of Linus Torvalds in the U.S. and other countries. PCle is a registered trademark of PCI-SIG Corporation. Other product names used in this publication are for identification purposes only and may be trademarks of their respective owners. Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with the system manufacturer for specific features. No technology or product can be completely secure.

AMDI