



# **AMD Vitis™ Tool: AI Engine Rapid Prototyping**

**Florent Werbrouck**

# AI Engine Rapid Prototyping Introduction

AI Engine Rapid Prototyping

Methodology for AI Engine System Validation




Early estimation of system resources



Early throughput and latency validation




Exploring buffer sizing, placement, routing solutions




Identifying stream contention & routing challenges up front

# Example Design – Digital Up Conversion (DUC) Chain



# Example Design – Digital Up Conversion (DUC) Chain



# System Requirements



DATA type: cint16

Sampling rate ( $F_s$ ): 1200 MSPS

Adder for digital-up conversion



# System Mapping



Understanding the number of AI Engine tiles/processors required based on:

- Data types
- Sampling rate
- Algorithm

Memory requirements such as local memory and non-neighboring tile memory

- Buffer size
- Data types
- RTPs
- Stack size
- DMA FIFOs
- Memory tile (AIE-ML)


Understanding the number of ports required for the design

- Number of PLIO ports
- PL clock
- Buffer/stream interface

AI Engine system mapping helps to achieve your design goal



# System Mapping



## Design Needs

- 1200 MSPS sampling rate, < 500 ns latency
- Implement an “adder block” using 1 tile (while the Resampler, HB1, HB2, HB3, and mixer each in one tile)
- Adder inputs two <cint16>, output one <cint16>

## System Partitioning Analysis

- 1 MAC/cycle → need a single tile
- 3 KB @ 1200 MSPS
- Use input/output buffer
- **What do we do next?**

Sampling Rate (MSPS)	# I/O Buffers	Adder Data
1200	2 input 1 output	3 KB*

Storage - data type: cint16 (4 bytes)  
Total bytes = 768\*4 = 3072 bytes    3 KB

# AI Engine Rapid Prototyping

- Build empty kernel wrappers
- Build the graph and compile
- Simulating and analyzing for an early estimation







# Vitis™ Unified IDE AI Engine Rapid Prototyping Feature



Tool part of the Vitis Unified IDE in 2024.2 to help quickly generate data flow models



Generated model built with kernel for which the ports can be parametrized




Model includes the final multi-core graph topology with full buffering & stream details and all LUT storages

# Rapid Prototyping of AI Engine Designs: Methodology (1)

1

Create an empty AI Engine component and select “Generate AIE Prototype Code”



# Rapid Prototyping of AI Engine Designs: Methodology (2)

2

Set the parameters of the kernel

Generate AIE Prototype Code

Generates graph source files and single kernel source files with provided graph name, kernel name and input/output ports in the component.

Graph Name

graph

Kernel Name

my\_kernel

Kernel Input Ports

NAME	TYPE	DATA TYPE	DIMENSION
in	input_buffer	cint16	384
in1	input_buffer	cint16	384

Kernel Output Port

NAME	TYPE	DATA TYPE	DIMENSION
out	output_buffer	cint16	384

LUTs

NAME	DATA TYPE	SIZE
------	-----------	------

☒ Generate Graph code

☒ Generate Top Level graph and Simulation code

Summary

Files to be created in the source are:

1. graph.cpp

2. graph.h

3. my\_kernel.cpp

4. my\_kernel.h

# Rapid Prototyping of AI Engine Designs: Demo

Learn more:

<https://www.youtube.com/watch?v=DBnkd6tnyl>



# General Disclaimer and Attribution 2025

DISCLAIMER: The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18u.

© 2025 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, Vitis and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective owners. Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with the system manufacturer for specific features. No technology or product can be completely secure.



