AMD Vitis™ Tool: Al Engine Rapid Prototyping

Florent Werbrouck



Al Engine Rapid Prototyping Introduction



Methodology for AI Engine System Validation



Early estimation of system resources



Early throughput and latency validation



Exploring buffer sizing, placement, routing solutions




Identifying stream contention & routing challenges up front

Example Design – Digital Up Conversion (DUC) Chain



Example Design – Digital Up Conversion (DUC) Chain



System Requirements


DATA type: cint16

Sampling rate (Fs): 1200 MSPS

Adder for digital-up conversion




System Mapping





Understanding the number of Al Engine tiles/processors required based on:




- Sampling rate
- Algorithm

Memory requirements such as local memory and nonneighboring tile memory




- **RTPs**
- Stack size
 - **DMA FIFOs**
- Memory tile (AIE-ML)






Understanding the number of ports required for the design



- PL clock
- Buffer/stream interface

Al Engine system mapping helps to achieve your design goal

System Mapping



Design Needs

- 1200 MSPS sampling rate, < 500 ns latency
- Implement an "adder block" using 1 tile (while the Resampler, HB1, HB2, HB3, and mixer each in one tile
- Adder inputs two <cint16>, output one <cint16>

System Partitioning Analysis

- 1 MAC/cycle → need a single tile
- 3 KB @ 1200 MSPS
- Use input/output buffer
- What do we do next?

Sampling Rate (MSPS)	# I/O Buffers	Adder Data
1200	2 input 1 output	3 KB*

Storage - data type: cint16 (4 bytes) Total bytes = 768*4 = 3072 bytes

Al Engine Rapid Prototyping

- Build empty kernel wrappers
- Build the graph and compile
- Simulating and analyzing for an early estimation





Vitis™ Unified IDE AI Engine Rapid Prototyping Feature



Tool part of the Vitis Unified IDE in 2024.2 to help quickly generate data flow models




Generated model built with kernel for which the ports can be parametrized



Model includes the final multi-core graph topology with full buffering & stream details and all LUT storages

Rapid Prototyping of Al Engine Designs: Methodology (1)



Rapid Prototyping of Al Engine Designs: Methodology (2)

2	Set the _l	paramete	rs of the ke	ernel			
	* * * * *	Generate AIE Prototyp	pe Code			×	
		Generates graph sou Graph Name Kernel Name	graph my_kernel	with provided graph name, ker	nel name and input/output ports in i	the component.	
	Section 18 Section 18 Section 18	Kernel Input Ports					
	12 (893 PM) Selection	NAME	TYPE	DATA TYPE	DIMENSION		
	1 -1 -1	in	input_buffer	∨ cint16	× 384		97.85
	67.43	in1	input_buffer	∨ cint16	× 384	The San Land Control of the Control	
1 31 ar 110 r 110 l 120 l 120 l		200				000000 m 000 000 00 0 0 0 0 0	0 P P F F F F F F F F F F F F F F F F F
10 00 at 00 00 00 00 00	6 0 to the total	Kernel Output Port	ТУРЕ	DATA TYPE	DIMENSION	+ 1011000000000000000000000000000000000	000 000 विक्रमा विकास का विकास का
	-	out	output_buffer	v cint16	JIMENSION 384		The state of the s
DALLE DALLS DESCRIPTION		- Cut					
	1 /	LUTS					
		NAME	DATA TYPE	SIZE			
		Generate Graph	code				
		Generate Top Le	vel graph and Simulation code				
		Summary Files to be created in					
		1. graph.cpp 2. graph.h 3. my_kernel.cpp 4. my_kernel.h					

Rapid Prototyping of Al Engine Designs: Demo



General Disclaimer and Attribution 2025

DISCLAIMER: The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18u.

© 2025 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, Vitis and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective owners. Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with the system manufacturer for specific features. No technology or product can be completely secure.

#