Vivado IP Release Notes
This article contains a list of all 'Vivado™ IP Release Notes - All IP Change Log Information' answer records and the associated Vivado Tools release.
por: AMD
The LogiCORE™ 32G Fibre Channel (32GFC) RS-FEC IP core implements the Reed-Solomon Forward Error Correction (RS-FEC) sublayer as described in the INCITS Fibre Channel Framing and Signaling T11/15-253v2 specification.
The LogiCORE™ 32G Fibre Channel (32GFC) RS-FEC IP core implements the Reed-Solomon Forward Error Correction (RS-FEC) sublayer as described in the INCITS Fibre Channel Framing and Signaling T11/15-253v2 specification.
Hardware Evaluation Time Out Period * : ~ 2-3 hrs
LogiCORE™ | Version | Software Support | Supported Device Families |
---|---|---|---|
Fibre Channel 32GFC Reed-Solomon Forward Error Correction | v1.0 | Vivado™ 2022.1 | Versal™ Premium Kintex™ UltraScale+™ Virtex™ UltraScale+ Zynq™ UltraScale+ Virtex UltraScale™ |
Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with system manufacturer for specific features. No technology or product can be completely secure.