跳至主要内容

图像缩放

AMD Virtex™ UltraScale+™ FPGA VCU1525 Acceleration Development Kit

发布者: AMD

Ideal for data center application developers wanting to leverage the advanced capabilities of AMD Virtex™ UltraScale+™ FPGAs. This PCIe® development board is accessible in the cloud and on-premise with the frameworks, libraries, drivers and development tools to support easy application programming with OpenCL™, C, C++ and RTL through the AMD SDAccel™ Development Environment.

产品编号:
- DK-U1-VCU1525-A-G
交付周期: Discontinued
器件支持: Virtex UltraScale+

Discontinued: This development kit has been discontinued per PDN advisory XCN18025 and is no longer offered for sale. The solutions targeted for this product will not be updated moving forward with limited support available from AMD.

Product Information

Features & Devices
Specifications
What's Inside

Key Features & Benefits

Specialized reprogrammable hardware for computationally intensive applications, specifically targeting the fast-growing markets for live video transcoding, data analytics, genomics, and machine learning
Dual slot PCIe full-length, full height form-factor compliant
Delivers 10-100x performance acceleration over server CPUs with a board designed to support up to 225W
SDAccel platform reference design for custom board support
Supported with SDAccel Development Environment for OpenCL, C, C++ and RTL
VU9P Virtex UltraScale+ FPGA
21 TOPs (8-bit integer precision)
346Mb on chip memory
64GB on board DDR4 DIMM memory

Featured AMD Devices

Featuring the XCVU9P-L2FSGD2104E FPGA

System Logic Cells (K)	2,586
Memory (Mb)	345.9
DSP Slices	6,840
GTY 32.75Gb/s Transceivers	76
I/O	676

Board Features

Featuring the VCU1525 Board

AMD Virtex UltraScale+ FPGA VCU1525 Acceleration Development Kit

Memory

4 - 16GB DDR4 DIMMs

Power & Thermal

Active Cooling
225W Max Dynamic Power Sourcing
Up to 75W max from PCIe Edge Connector
Additional 150 W max supplied from PCIe Aux Power Connector

Configuration

FPGA Configuration via JTAG thru Micro USB Port
QSPI Configuration flash memory

Communication & Networking

Two QSFP28 100G Interfaces
PCIe Gen3 x 16 or Gen4 x8 via Edge Connector

What's Inside

VCU1525 board featuring the XCVU9P-L2FSGD2104E

Vivado™ Design Suite: Design Edition Voucher Code

Node locked & Device-locked to the XCVU9P FPGA, with 1 year of updates

USB Micro Cable

white pearl gradient medium color divider

Resources

VCU1525 Documentation

Design Tools

Name	Description	License Type
Vivado™ Design Suite: System Edition	The AMD Vivado™ Design Suite is a revolutionary IP and System Centric design environment built from the ground up to accelerate the design for FPGAs and SoCs.	Node locked and device-locked to the XCVU9P FPGA, with one year of updates. Supports Dynamic Function eXchange
SDAccel Dvelopment Environment	SDAccel is a development environment for OpenCL applications targeting PCIe®-based AMD FPGA accelerator cards. This environment enables concurrent programming of the system processor and the FPGA logic without the need for RTL design experience.	Node locked and device-locked to the XCVU9P FPGA, with one year of updates.
Dynamic Function Exchange	Dynamic Function eXchange is the ability to dynamically modify blocks of logic by downloading partial bit files while the remaining logic continues to operate without interruption. AMD Dynamic Function eXchange technology allows designers to change functionality of the accelerator board on the fly, eliminating the need to fully reconfigure and re-establish PCIe links while reloading.	Node locked and device-locked to the XCVU9P FPGA, with one year of updates.

Name

Description

License Type

Vivado™ Design Suite: System Edition

The AMD Vivado™ Design Suite is a revolutionary IP and System Centric design environment built from the ground up to accelerate the design for FPGAs and SoCs.

Node locked and device-locked to the XCVU9P FPGA, with one year of updates.

Supports Dynamic Function eXchange

SDAccel Dvelopment Environment

SDAccel is a development environment for OpenCL applications targeting PCIe®-based AMD FPGA accelerator cards. This environment enables concurrent programming of the system processor and the FPGA logic without the need for RTL design experience.

Node locked and device-locked to the XCVU9P FPGA, with one year of updates.

Dynamic Function Exchange

Dynamic Function eXchange is the ability to dynamically modify blocks of logic by downloading partial bit files while the remaining logic continues to operate without interruption. AMD Dynamic Function eXchange technology allows designers to change functionality of the accelerator board on the fly, eliminating the need to fully reconfigure and re-establish PCIe links while reloading.

Node locked and device-locked to the XCVU9P FPGA, with one year of updates.

Intellectual Property

Name	Description	License Type
DDR4 SDRAM Controller	DDR4 SDRAM controller is a free IP core in the Vivado IP Catalog.	No-Charge IP
DMA for PCI Express (PCIe) Subsystem	The AMD LogiCORE™ DMA for PCI Express (PCIe) implements a high performance, configurable Scatter Gather DMA for use with the PCI Express 3.x integrated block. The IP provides an optional AXI4 or AXI4-Stream user interface.	No-charge IP
AMD SmartConnect Technology	The AMD SmartConnect Technology enables unprecedented levels of performance for the UltraScale+™ device portfolio, by solving the system interconnect bottlenecks on high density, multi-million system logic cell designs.	No-charge IP
SDAccel Platform Reference Design for Custom Board Support	SDAccel projects are compiled against a target platform. The SDAccel Platform Reference Design is the combination of board and hardware/software infrastructure components on which the kernels of an OpenCL application are executed. This reference design is intended to be used as a starting point to help platform developers add SDAccel support for their custom PCIe boards.	No-charge IP

Training

Support

_{Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with system manufacturer for specific features. No technology or product can be completely secure.}

数据中心

商用系统

个人和游戏

嵌入式产品

资源

加速器

自适应加速器

DPU 加速器

以太网适配器

工作站

台式机

笔记本电脑

资源

自适应 SoC 和 FPGA

模块化系统 (SOM)

技术

开发者资源

评估板与套件

处理器工具

显卡工具和应用

自适应 SoC 和 FPGA

IP 与应用

GPU 加速器工具和应用

概要

面向数据中心和云计算

面向边缘计算和终端

面向开发人员

行业

行业

行业

行业

Industrias

工作负载

游戏

系统

技术

资源

EPYC（霄龙）处理器

Radeon 显卡与 AMD 芯片组

FPGA 和自适应 SoC

Alveo 加速器和 Kria SOM

锐龙处理器

以太网适配器

概要

处理器

加速器

自适应 SoC、FPGA 和 SOM

显卡

概要

资源按产品

资源按类型

关于我们的合作伙伴

AMD 全球支持

处理器与显卡

加速器

FPGA 与自适应 SoC

选择我们的零售合作伙伴

自适应和嵌入式计算

Get AMD Fan Gear

Buy Direct From AMD

Buy Direct From AMD

Buy Direct From AMD

Buy Direct From AMD

Buy Direct From AMD

AMD Virtex™ UltraScale+™ FPGA VCU1525 Acceleration Development Kit

Product Information

Key Features & Benefits

Featured AMD Devices

Board Features

Memory

Power & Thermal

Configuration

Communication & Networking

What's Inside

VCU1525 board featuring the XCVU9P-L2FSGD2104E

Vivado™ Design Suite: Design Edition Voucher Code

USB Micro Cable

Resources

Documentation

Tools and IP