Zoom sur l'image

System Management Wizard

par: AMD

The LogiCORE™ IP System Management Wizard provides a complete solution for system-monitoring AMD UltraScale™ architecture-based devices.

Outils de conception pris en charge: Vivado Software
Fourni avec: Vivado Software
Licence: End User License Agreement
Prise en charge des appareils: Kintex UltraScale+, Virtex UltraScale, Zynq UltraScale+ MPSoC, Kintex UltraScale, Virtex UltraScale+

Overview
Documentation
Supported Tool Version

Product Description

The LogiCORE™ IP System Management Wizard provides a complete solution for system-monitoring AMD UltraScale™ architecture-based devices. This IP generates an HDL wrapper to configure the SYSMONE1 primitive for user-specified external channels, internal sensor channels, modes of operation and alarms. This IP supports monitoring of up to four user supplies. In addition, the system Management Wizard configures various interfaces for accessing SYSMONE1 registers.

Key Features and Benefits

On-chip voltage and temperature measurements
10-bit 0.2 MSPS analog-to-digital conversion
Access to 16 pairs of IO pins as input channels
Stand-alone measurement of system functionality including sequences and alarms
Triple access (FPGA Fabric/JTAG/12C) DRP including control and status registers
Optional AXI4-Lite interface based on the AXI4 specification
Easy configuration of various modes and parameters
Simple interface for channel selection and configuration
Ability to select/deselect alarm outputs and set alarm limits
Calculates all parameters and register values based on requirements

Resource Utilization

Resource Utilization for System Management Wizard

Documentation

Vivado IP Release Notes

This article contains a list of all 'Vivado™ IP Release Notes - All IP Change Log Information' answer records and the associated Vivado Tools release.

View Release Note

PG185 - System Management Wizard v1.3 Product Guide (PG185) (v1.3)

Describes the System Management Wizard, that you use to configure the SYSMON primitive and generates Verilog® or VHDL Register Transfer Level (RTL) source files for AMD UltraScale™ FPGAs.

View Product Guide