by: AMD
The ChipScope™ Pro IBERT core for Virtex™ 7 FPGA GTX transceivers is customizable and designed for evaluating and monitoring Virtex 7 FPGA GTX transceivers.
The ChipScope™ Pro IBERT core for Virtex™ 7 FPGA GTX transceivers is customizable and designed for evaluating and monitoring Virtex 7 FPGA GTX transceivers. This core includes pattern generators and checkers that are implemented in FPGA logic, and access to ports and the dynamic reconfiguration port attributes of the GTX transceivers. Communication logic is also included to allow the design to be run-time accessible through Joint Test Action Group (JTAG). This core can be used as a self-contained or open design, based on customer configuration as described in this document.
Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with system manufacturer for specific features. No technology or product can be completely secure.