跳到主要內容

影像縮放

AMD Kintex™ 7 FPGA KC705 Evaluation Kit

作者: AMD

The AMD Kintex™ 7 FPGA KC705 Evaluation Kit includes all the basic components of hardware, design tools, IP, and pre-verified reference designs including a targeted design enabling high-performance serial connectivity and advanced memory interfacing. The included pre-verified reference designs and industry-standard FPGA Mezzanine Connectors (FMC) allow scaling and customization with daughter cards.

产品编号:
- EK-K7-KC705-G
器件支持: Kintex 7

This board is currently not available.

Please consider the Virtex 7 FPGA VC709 Connectivity Kit as an alternative.

Product Information

Features & Devices
Specifications
What's Inside

Key Features & Benefits

Optimized for quickly prototyping high performance serial transceiver applications using Kintex 7 FPGAs
Hardware, design tools, IP, and pre-verified reference designs
Demonstrates an end to end PCIe configured with 4 lanes at a 5 Gb/s link rate (Gen2) or 8 lanes at a 2.5 Gb/s link rate (Gen1)
Advanced memory interface with 1GB DDR3 SODIM Memory
Enabling serial connectivity with PCIe Gen2x4, SFP+ and SMA Pairs, UART, IIC
Supports embedded processing with MicroBlaze, soft 32bit RISC
Develop networking applications with 10-100-1000 Mbps Ethernet (GMII, RGMII and SGMII)
Implement Video display applications with HDMI out
Expand I/O with the FPGA Mezzanine Card (FMC) interface

Featured AMD Devices

Featuring the ROHS compliant KC705 kit including the XC7K325T-2FFG900C FPGA

Logic Cells	326,080
DSP Slices	840
Memory	16,020
GTX Transceivers	16
I/0 Pins	500

Board Features

Featuring the KC705 Base Board

AMD Kintex™ 7 FPGA KC705 Evaluation Kit callouts

Communication & Networking

Gigabit Ethernet GMII, RGMII and SGMII
SFP / SFP+ cage
GTX port (TX, RX) with four SMA connectors
UART To USB Bridge
PCI Express x8 edge connector

Clocking

Fixed Oscillator with differential 200MHz output
Used as the “system” clock for the FPGA
Programmable Oscillator with 156.250 MHz as the default output
Default frequency targeted for Ethernet applications but oscillator is programmable for many end uses
Differential SMA clock input
Differential SMA GTX reference clock input
Jitter attenuated clock
Used to support CPRI/OBSAI applications that perform clock recovery from a user-supplied SFP/SFP+ module

Display

HDMI Video output
External Phy/codec device driving an HDMI Connector
2x16 LCD display
8x LEDs

Expansion Connectors

FMC-HPC (Partial Population) connector (4 GTX Transceiver, 116 single-ended or 58 differential (34 LA & 24 HA) user defined signals)
FMC-LPC connector (1 GTX Transceiver, 68 single-ended or 34 differential user defined signals)
Vadj can support 1.8V, 2.5V, or 3.3V
IIC

Configuration

Onboard JTAG configuration circuitry to enable configuration over USB
JTAG header provided for use with AMD download cables such as the Platform Cable USB II
128MB (1024Mb) Linear BPI Flash for PCIe® Configuration
16MB (128Mb) Quad SPI Flash

Memory

1GB DDR3 SODIMM 800MHz / 1600Mbps
128MB (1024Mb) Linear BPI Flash for PCIe® Configuration
16MB (128Mb) Quad SPI Flash
8Kb IIC EEPROM
SD Card Slot

Control & I/O

5X Push Buttons
4X DIP Switches
Diff Pair I/O (1 SMA pair)
AMS FAN Header (2 I/O)
7 I/O pins available through LCD header

Power

12V wall adapter or ATX
Voltage and Current measurement capability of 2.5V, 1.5V, and 1.2V, 1.0V supplies (IIC path to FPGA)

Analog

XADC header

What's Inside

KC705 Evaluation Board

Featuring the XC7K325T-2FFG900C FPGA

Full seat Vivado™ Design Suite: Design Edition

Node locked & Device-locked to the Kintex 7 XC7K325T FPGA, with 1 year of updates and support

AMS 101 evaluation card

Ethernet cable

Mini USB cable

HDMI cable

Micro USB cable

Power supply

white pearl gradient medium color divider

Resources

KC705 Documentation

Design Tools

Name	Description	License Type
Vivado Design Suite Design Edition	The AMD Vivado™ Design Suite is a revolutionary IP and System Centric design environment built from the ground up to accelerate the design for FPGAs and SoCs.	Node locked & Device-locked to the Kintex 7 XC7K325T FPGA, with 1 year of updates

Intellectual Property

Name

Description

License Type

PCI Express DMA Engine (Northwest Logic)

Northwest Logic’s PCI Express DMA Back-End Core

Hardware Time Out Evaluation license for the Northwest Logic DMA implemented with and limited to an AXI DMA Back-End interface

Memory Interface Generator (MIG)

MIG is a free software tool used to generate memory controllers and interfaces for AMD FPGAs.

No-Charge IP

Additional Tools, IP and Resources

Provider Name	Product Category	Item	Description
Red Hat	Operating System	Fedora	v16.2 being used for 7-series TRDs
Open Source	Software Tool	TeraTerm	One of many possible terminal emulators used for serial connection from your PC to the evaluation kit.

Training

Support

See All Boards and Kits Videos

_{Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with system manufacturer for specific features. No technology or product can be completely secure.}

資料中心

商用系統

個人與遊戲

嵌入式產品

資源

加速器

自適應加速器

DPU 加速器

乙太網配接器

工作站

桌上型電腦

筆記型電腦

資源

FPGA 與自適應 SoC

系統模組 (SOM)

技術

開發者資源

評估板與套件

處理器工具

顯示卡工具與應用程式

FPGA 與自適應 SoC 工具

IP 與應用

GPU 加速器工具與應用程式

概述

適用於資料中心與雲端

適用於邊緣與端點-

適用於開發者

行業

行業

行業

行業

Industrias

工作負載

遊戲

系統

技術

資源

EPYC 處理器

Radeon 顯示卡與 AMD 晶片組

FPGA 與自適應 SoC

Alveo 加速器與 Kria SOM

Ryzen 處理器

乙太網配接器

概述

EPYC 處理器

加速器

自適應 SoC、FPGA 和 SOM

顯示卡

概述

依產品排序資源

依類型排序資源

關於我們的合作夥伴

AMD 全球支援

處理器與顯示卡

加速器

FPGA 與自適應 SoC

遊戲與個人運算

自適應和嵌入式運算

Get AMD Fan Gear

Buy Direct From AMD

Buy Direct From AMD

Buy Direct From AMD

Buy Direct From AMD

Buy Direct From AMD

AMD Kintex™ 7 FPGA KC705 Evaluation Kit

Product Information

Key Features & Benefits

Featured AMD Devices

Board Features

Communication & Networking

Clocking

Display

Expansion Connectors

Configuration

Memory

Control & I/O

Power

Analog

What's Inside

KC705 Evaluation Board