作者: AMD
The Partial Reconfiguration (PR) Bitstream Monitor can be used to identify partial bitstreams as they flow through the design.
The Partial Reconfiguration (PR) Bitstream Monitor can be used to identify partial bitstreams as they flow through the design. This information can be used for debugging or to help manage system applications such as blocking bitstream loads. Identifiers embedded at key places in partial bitstreams are extracted are reported by the core. This information can be passed to Vivado HW Debugger using an ILA core to work out what partial bitstream was fetched, if it was fetched in its entirety, and how far through the datapath it went.
| LogiCORE™ | Version | AXI Support | Software Support | Supported Device Families |
|---|---|---|---|---|
| Partial Reconfiguration Bitstream Monitor |
v1.0 | AXI4-Lite | Vivado™ 2018.1 |
Kintex™ 7 UltraScale+™ Virtex™ 7 UltraScale+ Zynq™ 7000 UltraScale+ Kintex UltraScale™ Virtex UltraScale Artixv 7 Kintex 7 Virtex 7 |
Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with system manufacturer for specific features. No technology or product can be completely secure.