• 影像縮放
    AMD Intellectual Property

IP Utility IDELAYCRTL Logic

作者: AMD

The IDELAYCTRL module provides a reference clock input that allows internal circuitry to derive a voltage bias, independent of PVT (process, voltage, and temperature) variations, in order to define precise delay tap values for the associated IDELAYE2 and ODELAYE2 components.

  • 設計工具支援: Vivado Software
  • 隨附於: Vivado Software
  • 授權: End User License Agreement
  • 器件支援: Artix 7, Kintex 7, Kintex UltraScale, Kintex UltraScale+, Virtex 7, Virtex UltraScale, Virtex UltraScale+, Zynq 7000, Zynq UltraScale+ MPSoC