作者: AMD
Versal™ Adaptive SoC Soft ECC Proxy uses the most common ECC, a SECDED Hamming code, allowing you to correct single-bit errors and detect double bit errors.
As technology is evolving, the dynamic random-access memory (DRAM) device size is increasing and the components on the chips are getting smaller. Because of this there is an increase in the electrical or magnetic interference on the DRAM chips. Lower energy particles are able to change the memory cell’s state. These kinds of interferences can cause a single bit of DRAM to spontaneously flip to the opposite state. This can either lead the system to crash or to corrupt data. In addition, applications addressing the functional safety systems require the mitigation of data and address. This is done not only for the failures induced by interferences, but also for those induced by permanent faults like stuck-at and shorts.
Several approaches have been developed to deal with these unwanted bit-flips. One of them is to calculate an error-correction code (ECC) for the data and store it in the DRAM along with the data. The most common ECC, a SECDED Hamming code, allows you to correct single-bit errors and detect double bit errors.
Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with system manufacturer for specific features. No technology or product can be completely secure.