作成者: AMD
The ChipScope™ Pro Integrated Bit Error Ratio Tester (IBERT) core for Virtex™ 5 GTP is a customizable core that can be used to evaluate and monitor the health of Virtex 5 GTP Transceivers.
The ChipScope™ Pro Integrated Bit Error Ratio Tester (IBERT) core for Virtex™ 5 GTP is a customizable core that can be used to evaluate and monitor the health of AMD 5 GTP Transceivers. The design includes pattern generators and checkers implemented in FPGA logic, as well as access to the ports and DRP attributes of the MGTs. Communication logic is also included, to allow the design to be runtime accessible through JTAG. The IBERT core is a self-contained design, and when it is generated, will run through the entire implementation flow, including bitstream generation.
For more information about the IBERT core, refer to the ChipScope Pro Software and Cores User Guide.
Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with system manufacturer for specific features. No technology or product can be completely secure.