ASP non-Coherent Memory Access
Summary
Researchers shared with AMD a report titled “Undermining AMD SEV-SNP by Making the PSP Non-coherent.”
The authors report that a malicious hypervisor can undermine the integrity protections of AMD Secure Encrypted Virtualization – Secure Nested Paging (SEV-SNP) by forcing the AMD Security Processor (ASP) to operate without cache coherency with system memory. According to their paper, a hypervisor-controlled system setting allows reconfiguration of how the ASP’s memory requests interact with the CPU caches. By turning off coherency, the ASP may read stale data from DRAM when copying pages and updating associated metadata, causing recent in-CPU-cache updates from the guest to be lost. This could potentially undermine SEV-SNP’s guest integrity guarantees and allow data corruption.
Analysis by AMD is that this issue impacts 4th and 5th generation EPYC platforms. Successful exploitation requires a malicious or compromised hypervisor with the ability to change the relevant system setting and to trigger ASP-managed memory operations. In addition, practical exploitation depends on a race condition, requiring precise timing to impact guest integrity.
CVE Details
Refer to Glossary for explanation of terms
| CVE | CVE Description | CVSS Score |
| CVE-2025-54509 | Improper access control for register interface in the input-output memory management unit (IOMMU) could allow a privileged attacker to cause non-coherent accesses by the AMD Secure Processor (ASP) potentially resulting in loss of integrity. | 4.0 (Medium) |
Affected Products and Mitigation
AMD recommends updating to the Platform Initialization (PI) versions indicated below.
Mitigations were released by AMD to the Original Equipment Manufacturers (OEM) on the dates listed below. Please contact your OEM for the BIOS update specific to your product(s).
*Note: Products believed to not be affected by the listed CVEs are not included.
AMD EPYC™ Processors
Product |
Mitigation |
Release Date |
AMD EPYC™ 8004 Series Processors |
GenoaPI 1.0.0.H |
2025-12-15 |
AMD EPYC™ 9004 Series Processors |
GenoaPI 1.0.0.H |
2025-12-15 |
AMD EPYC™ 9005 Series Processors |
TurinPI |
2025-11-26 |
AMD EPYC™ Embedded Processors
Product |
Mitigation |
Release Date |
AMD EPYC™ Embedded 8004 Series Processors |
EmbGenoaPI-SP5 |
2026-02-02 |
AMD EPYC™ Embedded 9004 Series Processors |
EmbGenoaPI-SP5 |
2026-02-02 |
AMD EPYC™ Embedded 9004 Series Processors |
EmbGenoaPI-SP5 |
2026-02-02 |
AMD EPYC™ Embedded 9005 Series Processors |
EmbeddedTurinPI_SP5 |
2026-04-13 |
Acknowledgement
AMD thanks Benedict Schlüter and Shweta Shinde of ETH Zurich for reporting this issue and engaging in coordinated vulnerability disclosure.
Revisions
| Revision Date | Description |
| 2026-06-09 | Initial publication |
DISCLAIMER
The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD’s products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.
AMD, the AMD Arrow logo, EPYC, and combinations thereof are trademarks of Advanced Micro Devices, Inc. CVE and the CVE logo are registered trademarks of The MITRE Corporation. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.
Third party content may be licensed to you directly by the third party that owns the content and is not licensed to you by AMD. ALL LINKED THIRD-PARTY CONTENT IS PROVIDED ‘AS IS’ WITHOUT A WARRANTY OF ANY KIND. USE OF SUCH THIRD-PARTY CONTENT IS DONE AT YOUR SOLE DISCRETION AND UNDER NO CIRCUMSTANCES WILL AMD BE LIABLE TO YOU FOR ANY THIRD PARTY CONTENT. YOU ASSUME ALL RISK AND ARE SOLELY RESPONSIBILITY FOR ANY DAMAGES THAT MAY ARISE FROM YOUR USE OF THIRD-PARTY CONTENT.
© 2026 Advanced Micro Devices, Inc. All rights reserved.