Overview

Programmable Logic

Unparalleled flexibility to build low-latency proprietary processing functions that can adapt with evolving and diverse algorithms.

Heterogeneous Acceleration

Highly integrated compute platform with embedded application and real-time CPU cores and AI Engines for machine learning or DSP.

Breakthrough Integration

Programable network on chip (NoC) and expansive hard IP provide the foundation for outstanding system-level performance.

Portfolio

General-Purpose Versal Adaptive SoCs

General-purpose Versal™ adaptive SoCs combine programmable logic with embedded Arm® application and real-time CPU cores, a programmable network on chip, high-speed serial transceivers, programmable I/O, and a broad offering of hard IP.

The Versal Prime Series features mid-range devices while the Versal Premium Series features high-end devices.


Versal™ Premium Series Gen 2 40mm processor

Versal Premium Series Gen 2

Extends the Versal Premium Series, with enhanced security, new GTM2 transceivers, and support for PCIe® Gen6, CXL® 3.1, and DDR5/LPDDR5X memory.

AMD Versal Premium

Versal Premium Series

Breakthrough integration of high-performance, power-optimized cores with 112G transceivers and large device densities for the most challenging compute and networking applications.

Specialized Versal Adaptive SoCs

Specialized Versal adaptive SoCs supplement the base architecture from the general-purpose Versal portfolio with advanced capabilities such as AI Engines for both DSP and machine learning workloads, integrated RF-ADCs/RF-DACs, expanded DSP hard IP, or high-bandwidth memory.


AMD Versal AI Edge Gen 2

Versal AI Edge Series Gen 2

Extends the Versal AI Edge Series, adding high-performance integrated CPUs and new hard IP to enable preprocessing, AI inference, and postprocessing in a single device.

AMD Versal AI Edge

Versal AI Edge Series

Delivers outstanding AI performance/watt for power- and thermally-constrained edge applications, accelerating preprocessing and AI inference.

AMD Versal HBM

Versal HBM Series

Features hyper integration of fast memory, secure data, and programmable logic for memory bound, compute intensive, high bandwidth applications.

For All Developers

AMD provides leadership software and hardware development environments for designing with adaptive SoCs and FPGAs, offering a comprehensive set of familiar and powerful tools, libraries, and methodologies. 

This primarily includes the AMD Vivado™ Design Suite, which helps hardware designers reduce compile times and design iterations while more accurately estimating power. In addition, the AMD Vitis™ unified software platform enables building advanced, performance-optimized system designs (including high-performance DSP with AI Engine technology) using AMD adaptive SoCs and FPGAs, along with other tools (compilers, simulators, etc.), IP, and solutions.

These environments reduce development time while allowing developers to achieve high performance per watt. They also enable both automation and user control to all types of developers from AI scientists, application and algorithm engineers, embedded software developers, and traditional hardware developers. 

Go to Vivado for Versal web page to learn more about the significant improvements made in the Vivado Design Suite.

Resources

Introduction to Versal Adaptive SoCs

Software-programmable, heterogeneous compute platform that combines programmable logic, processing systems, and AI and DSP Engines—for applications including, data center, wired network, 5G wireless, automotive driver assist, and more.

Vivado for Versal

With a streamlined design flow, Vivado Design Suite enables traditional FPGA developers to achieve design closure quickly with Versal adaptive SoCs.

AI Engine White Paper

AI Engines are high-performance VLIW/SIMD vector processors that offer area and power advantages over programmable logic for compute-intensive tasks including machine learning and digital signal processing.

Stay Informed

Join the Versal portfolio notification list and be the first to receive updates.