Missing Use of the Secure Flag in Zynq™ UltraScale+™ SoC Arm® Trusted Firmware
Summary
A researcher reported that the security state of the calling processor into Arm Trusted Firmware (TF-A) is not used and could potentially allow non-secure processors access to secure memories, access to crypto operations, and the ability turn on and off subsystems within the SoC.
CVE Details
| CVE | CVE Description | CVSS Score |
| CVE-2025-48507 | The security state of the calling processor into Arm® Trusted Firmware (TF-A) is not used and could potentially allow non-secure processors access to secure memories, access to crypto operations, and the ability to turn on and off subsystems within the SOC. | 8.6 (High) CVSS:4.0/AV:L/AC:L/AT:N/PR:L/UI:P/VC:H/VI:H/VA:H/SC:H/SI:H/SA:H |
Affected Products
Affected Devices:
Kria™ SOM
Zynq™ UltraScale+™ MPSoCs
Zynq™ UltraScale+™ RFSoCs
Affected Software:
Arm Trusted Firmware for Cortex-A processors (TF-A) and the PMU Firmware versions up through 2025.1.
Mitigation
AMD plans to mitigate this issue in the upcoming 2025.2 release targeted for November 15, 2025. Namely, the Arm Cortex-A processor’s security state information – secure or non-secure – will be passed from Arm Trusted Firmware to the PMU firmware in order to decide whether or not an operation will be allowed.
Acknowledgement
AMD thanks Jean de Bonfils Lavernelle of Thales DIS/XLIM Laboratory for reporting this issue and engaging in coordinated vulnerability disclosure.
Revisions
| Revision Date | Description |
| 2025-11-11 | Initial publication |
DISCLAIMER
The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD’s products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.
AMD, the AMD Arrow logo, UltraScale+, Zynq, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. CVE and the CVE logo are registered trademarks of The MITRE Corporation. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.
Third party content may be licensed to you directly by the third party that owns the content and is not licensed to you by AMD. ALL LINKED THIRD-PARTY CONTENT IS PROVIDED ‘AS IS’ WITHOUT A WARRANTY OF ANY KIND. USE OF SUCH THIRD-PARTY CONTENT IS DONE AT YOUR SOLE DISCRETION AND UNDER NO CIRCUMSTANCES WILL AMD BE LIABLE TO YOU FOR ANY THIRD PARTY CONTENT. YOU ASSUME ALL RISK AND ARE SOLELY RESPONSIBILITY FOR ANY DAMAGES THAT MAY ARISE FROM YOUR USE OF THIRD-PARTY CONTENT.
© 2025 Advanced Micro Devices, Inc. All rights reserved.