Spartan™ 3 LogiCORE™ Endpoint PIPE for PCI Express® (PCIe®)

The AMD Spartan™ 3 LogiCORE™ Endpoint PIPE for PCI Express® (PCIe®) protocol layer core is available for AMD low-cost 90nm Spartan 3/3E/3A families.

Part Number:
- EF-DI-PCIE-PIPE-SITE
Design Tools Support: ISE Design Suite
License: Core License Agreement
Device Support: Spartan 3E, Spartan 3A, Spartan 3

Documentation

ISE Release Notes

This document contains a listing of release note tables, one for each IP core.

View Release Note

DS321 - LogiCORE IP Endpoint PIPE v1.8 for PCI Express Data Sheet (DS321) (v2.0)

The LogiCORE™ IP Endpoint PIPE (PHY Interface) for PCI Express® 1-lane core is a high-bandwidth scalable and reliable serial interconnect intellectual property building block for use with the Spartan™ 3, Spartan 3E, and Spartan 3A FPGAs in conjunction with an external PHY device.

View Data Sheet

UG167 - LogiCORE IP Endpoint Pipe v1.8 for PCI Express User Guide (UG167) (v2.0)

The Endpoint PIPE for PCI Express core is a high-bandwidth, scalable, and reliable serial interconnect building block for use with the Spartan 3, Spartan 3E, and Spartan 3A FPGAs.

View User Guide

XAPP1002 - Using ChipScope Pro to Debug Endpoint Block Plus Wrapper, Endpoint, and Endpoint PIPE Designs for PCI Express (XAPP1002) (v1.0)

Discusses how ChipScope™ Pro can be inserted into an Endpoint design for PCI Express using either the Endpoint core for Virtex™ 4, Virtex 5, Virtex II Pro FPGAs, Endpoint PIPE Core for the Spartan 3/-3E/-3A FPGAs, and Endpoint Block Plus Core for Virtex 5

View Application Note xapp1002.zip

XAPP1022 - Using the Memory Endpoint Test Driver (MET) with the Programmed Input/Output Example Design for PCI Express Endpoint Cores Application Note (XAPP1022) (v2.0)

Discusses using the provided Memory Endpoint Test (MET) demonstration driver to exercise the Programmed Input/Output (PIO) design that is provided with the Endpoint Block Plus Wrapper, Endpoint, and Endpoint PIPE for PCI Express AMD solutions.

View Application Note

XCN18017 - Product Discontinuation Notice for Development Systems Products (XCN18017) (v1.0)

The purpose of this notification is to communicate that AMD is discontinuing some Development Systems LogiCORE Products and/or part numbers.

View Customer Notice

LogiCORE™	Version	Required Patches	Software Support	Supported Device Families
Endpoint PIPE for PCI Express®	v1.8	ISE™ 12.2	ISE 12.2	Spartan™ 3 (-4) Spartan 3E (-4) Spartan 3A (-4)

LogiCORE™

Version

Required Patches

Software Support

Supported Device Families

Endpoint PIPE for PCI Express®

v1.8

ISE™ 12.2

ISE 12.2

Spartan™ 3 (-4)
Spartan 3E (-4)
Spartan 3A (-4)

Data Center

Business Systems

Personal & Gaming

Embedded

Resources

GPU Accelerators

Adaptive Accelerators

DPU Accelerators

Ethernet Adapters

Workstations

Desktops

Laptops

Resources

Adaptive SoCs & FPGAs

System-on-Modules (SOMs)

Technologies

Resources

Evaluation Boards & Kits

Processor Tools

Graphics Tools & Apps

Adaptive SoC & FPGA Tools

Intellectual Property & Apps

GPU Accelerator Tools & Apps

Overview

For Data Center & Cloud

For Edge & Endpoints

For Developers

Industries

Industries

Industries

Industries

Industries

Workloads

Gaming

Systems

Technologies

Resources

EPYC Processors

Radeon Graphics & AMD Chipsets

Adaptive SoCs & FPGAs

Alveo Accelerators & Kria SOMs

Ryzen Processors

Ethernet Adapters

Overview

Processors

Accelerators

Adaptive SoCs, FPGAs, & SOMs

Graphics

Overview

Resources by Product

Resources by Type

About Our Partners

AMD Global Support

Processors & Graphics

Accelerators

Adaptive SoCs & FPGAs

Gaming & Personal Computing

Adaptive & Embedded Computing

Get AMD Fan Gear

Shop Our Retail Partners

Spartan™ 3 LogiCORE™ Endpoint PIPE for PCI Express® (PCIe®)

Product Description

Key Features and Benefits

Related Product

Documentation

XAPP1002 - Using ChipScope Pro to Debug Endpoint Block Plus Wrapper, Endpoint, and Endpoint PIPE Designs for PCI Express (XAPP1002) (v1.0)

LogiCORE™ IP Endpoint PIPE for PCI Express® Supported Tool Version

SIMULATION Requirements